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tems, a reactance-controlled variable frequency oscilla- 
tor has been employed and the reference frequency is 
generally the line frequency which therefore is not sub- 
ject to wide variation. 
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Summary of the invention 
There are instances where it is desired to provide a 
predetermined number of precise timing increments be- 
tween recurrent events, the period of which is subject to 
wide variation. More particularly, it is desired to gen- 
erate a precise number of timing signals in a period of 
time between the signals of a reference frequency which 
is subject to a broad long term variation in freauencv. 
A system and method for generating a predetermined More -Particularly, it is desirable to provide an adaptive 
integral number M of equally spaced signals during the 15 Or acquisitive system and method for generating timing 
period of time between recurrent reference signals sub- signals which will automatically adjust to some unknown 
ject to broad variation in frequency. A variable frequen- reference frequency which can be within very broad 
cy oscillator is provided for generating a first train of limits. Furthermore, the reference signal may be subject 
signals having a frequency f. The frequency f is divided to short term transient Variation or jitter aS opposed to 
by the integer M to provide a second train of signals 2o long term variation, and it is further desirable that such a 
having a frequency by repeatedly counting the signals system be sensitive only to long term variation in the 
of the first train from zero to M and providing a signal of reference frequency, i.e., be insensitive to short term 
the second train in response to each M count. The direc- variation. It is further desirable that the frequency of the 
tion and magnitude of any deviation of the frequency timing or clock signals be highly stable while still subject 
from an integral, multiple R of the frequency of the 25 to variation to maintain a predetermined fixed relation- 
reference signals is sensed by detecting, in response to a ship with the reference frequency. 
reference signal, whether the M count differs from zero In a specific application, it is desired to provide a fixed 
in excess of a predetermined count and the direction of number of clock pulses during each 360 degree rotation 
such difference. Error signals are provided in response to of a satellite. These clock pulses are employed to gen- 
such excess and means are provided coupled to the oscil- 30 erate one television scanning line during each successive 
lator for increasing or decreasing the frequency f in re- rotation of the satellite, it being necessary that the line 
sponse thereto thereby to reduce the deviation in the fre- scan be moved precisely by one picture element in the 
quency to zero. The number of cycles R of the second frame direction each rotation. In this application, the 
train of signals oocurring during one period of the refer- reference frequency is a train of sun pulses, one sun pulse 
ence signals is counted by counting the signals of the 35 being generated by a sensing element each rotation of 
second train and resetting the counting means to a zero the satellite. The problem is complicated by the fact that 
count in response to each reference signal. The frequency the initial spin rate of the satellite may fall in a very 
f is divided by the number R, thereby to provide the num- wide range, and further by the fact that the initially es- 
ber M of signals during each period of the reference sig- tablished spin rate is subject to change, both intentionally 
nals, by transferring each R count previously accumulated 40 and from undesired effects. Thus, a clock pulse generating 
to buffer count storage means in response to a reference system and method is required which is capable of auto- 
signal, counting the signals f of the first train, and com- matically adjusting the clock pulse frequency in accord- 
paring the count in the buffer storage means with the ance with the spin speed of the satellite, i.e., the sun pulse 
count of the signals of the second train thereby to pro- frequency. However, the satellite spin speed cannot be 
vide an output signal in response to each R signals of the readily determined due to the fact that the sun sensor 
first train. Thus, when the frequency f of the first train 45 signal contains noise which provides the effect of jitter or 
of signals has been adjusted so that the frequency m of a transistory change in the sun signal period. Thus, the 
the second train of signals is an integral multiple R of the presence of noise in the sun sensor signal gives rise both 
frequency of the reference signals, division of the fre- to an inaccurate position reference and to an inaccurate 
quency f by R results in the generation of a train of out- spin speed if used to control the clock pulse frequency 
put signals having a frequency which is an integral mul- on a rotation-to-rotation basis. It is thus further desirable 
tiple M of the frequency of the reference signals, i.e., to integrate a large number of sun sensor signals over a 
the generation of an integral number M of equally spaced long averaging period. Finally, it is desired that a clock 
signals during the period of the reference signals. pulse frequency, while subject to automatic control in 
response to long term variation in the sun sensor signal 
66 frequency, nevertheless be highly stable. This dictates the 
BACKGROUND OF THE INVENTION employment of a voltage controlled crystal oscillator; 
Field of the invention however, the frequency of such an oscillator can be varied only a few tenths of a percent about its center frequency, 
This invention relates generally to a system and method while the frequency of the reference sun sensor signal 
for generating a train of timing increments between re- 60 may vary as much as three to one. 
In accordance with the broader aspects of the invention, current events, and more particularly to an adaptive sys- 
tem and method for generating a Precise number of Sig- a system and method is provided for generating a train of 
nals during a period of time between recurrent signals output signals having a frequency which is a predeter- 
mined integral multiple M of a train of reference signals subject to broad variation in frequency. 
Description of the prior art ” having a frequency subject to broad, long term variation. 
Numerous automatic frequency control systems have A first train of signals having a frequency f is generated, 
been provided for automatically locking an oscillator to the frequency f being divided by the integer M to provide 
a reference frequency, i.e., for automatically maintaining a second train of signals having a frequency m. The dire* 
the oscillator frequency at some multiple of the reference 70 tion and magnitude of any deviation of the frequency nz 
frequency. Examples of such prior systems are shown in from an integral multiple R of the reference frequency is 
Patents Nos. 2,982,921 and 3,259,851. In such prior sys- sensed and the frequency f is adjusted to reduce such 
3,484,912 
deviation to zero. The frequency f is then divided by the 
integer R and thus, after variation of the frequency rn to 
reduce the aforesaid deviation to zero, the resultant fre- 
quency will be an integral multiple M of the frequency of 
the reference signal. 
It will be seen that the integer R is not predetermined, 
but may be any integer which is less than the integer M. 
Thus, since it is only necessary to adjust the frequency f 
sufficiently so that the frequency m(f/M) goes to the 
nearest integer R, it will be seen that only a small varia- 
tion in the frequency f is required in order to provide a 
wide variation in the output frequency required to main- 
tain the same at the required integral multiple M of the 
reference frequency. 
It is accordingly an object of the invention to provide 
an improved adaptive system for generating a predeter- 
mined exact number of output pulses during the period of 
repetitive reference signals. 
Another object of the invention is to provide an im- 
proved adaptive system for generating a train of output 
signals having a frequency which is a Predetermined inte- 
gral multiple of the frequency of a train of reference sig- 
nals, the frequency of which is subject to broad variation. 
A further object of the invention is to provide an im- 
proved adaptive system and method for generating a train 
of output signals having a frequency which is a predeter- 
mined integral multiple of a train of reference signals 
having a frequency subject to broad variation, such system 
and method employing a local oscillator, the frequency 
output of which need be varied only within narrow limits. 
Yet another object of the invention is to provide an 
improved adaptive system and method for generating a 
train of output signals having a frequency which is a pre- 
determined integral multiple of the frequency of a train 
of reference signals, which system and method is sensitive 
to long term variations in the reference frequency beyond 
predetermined limits but insensitive to variations within 
such limits. 
The above-mentioned and other features and objects of 
this invention and the manner of attaining them will be- 
come more apparent and the invention itself will be best 
understood by reference to the following description of 
an embodiment of the invention taken in conjunction with 
the accompanying drawings, wherein: 
DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a simplified block diagram useful in explain- 
ing the system and method of the invention; 
FIG. 2 is a complete block diagram showing one em- 
bodiment of the invention; 
FIG. 3 is a fragmentary block diagram showing a 
modification of the system of FIG. 2 and the preferred 
embodiment of the invention; 
FIG. 4 is a schematic diagram showing the M counter 
and error sensing and correction logic circuitry of the 
system of FIG. 2; 
FIG. 5 is a timing diagram useful in explaining the 
operation of the circuit of FIG. 4; 
FIG. 6 is a schematic diagram illustrating the up/down 
counter of the system of FIG. 2; 
FIG. 7 is a schematic diagram showing a simplified 
form of up/down counter usable in the system of FIG. 2; 
FIG. 8 is a schematic diagram showing the R counter, R 
buffer, and RB counter and comparator of FIGS. 2 and 3; 
of reference signals having a frequency S which is known 
only within broad limits and which may or may not be 
subject to measurement. The reference signals S may be 
discrete pulses, as in the case of sun sensor signals in the 
application discussed above. As indicated, the function of 
the system shown in FIG. 1 is to generate in output circuit 
13 a train of output signals or pulses having a frequency 
@ which is a predetermined integral multiple M of the 
reference signal S, i.e., @=MS or M output signals or 
pulses per cycle or period of the reference signal S. 
In accordance with the system and method of the in- 
vention, a variable frequency oscillator 14 is provided 
which generates a first train of signals having a variable 
frequency f in its output circuit 1% as will be hereinafter 
15 described, in the preferred embodiment of the invention, 
oscillator 14 is a voltage co olled crystal oscillator. Out- 
put circuit 15 of oscillator is coupled to a dividing cir- 
cuit 16 which divides the quency f by the integer M 
thereby providing a second train of signals having a fre- 
20 quency in, Le., f/M=nv. As will shortly be described, 
the desired output frequency @=MS is provided when the 
frequency rn of the second train of signals is equal to 
another integral multiple R of the reference signal S, i.e., 
m=RS. It will be observed that the integer R must be 
25 lower than the integer M and, as will be hereinafter more 
fully described, a wide range of integers R will be provided 
in order to accommodate a wide variation in the reference 
frequency S. Since it is required that rn=RS, with R being 
an integer, if the particular frequency f generated at any 
30 time by the oscillator 14 yields a frequency mi which 
deviates from an integral multiple R of the reference fre- 
quency S, i.e., so that R is not an integer or m=(R=AR)S, 
it will be seen that the requisite relationship m=RS can 
be obtained by variation of the frequency f so as to reduce 
35 the deviation AR to zero. 
The direction and magnitude of any deviation of the 
frequency rn from an integral or exact harmonic rela- 
tionship with the reference frequency S, Le., the magnitude 
and sign of AR, is sensed by an error sensing and correc- 
40 tion circuit 17 to which output circuit 18 of dividing cir- 
cuit 16 and the input circuit 12 are coupled. Er 
and correction circuit 17 has its output circuit 
to the oscillator 14 and provides error signals thereto for 
adjusting the frequency f upwardly or downwardly, as 
45 required, in order to reduce the deviation AR to zero SO 
that the frequency m of the second train of signals pro- 
vided by the dividing circuit 16 equals RS with R being an 
integer. 
Output circuit 20 of dividing circuit 16, in which the 
50 frequency f appears, is coupled to a counting circuit 2% 
to which input circuit 12 is also coupled, counting circuit 
22 thus counting the number of cycles of frequency m 
during one period of the reference signal S. It will be 
seen that with the oscillator frequency f being adjusted 
55 so that the frequency m=RS with R being an integer, 
the number of cycles counted by the counter 22 during 
one period of the reference frequency S will be  the integer 
R. Under these conditions, i.e., adjustment of the fre- 
quency f so that m=RS with R being an integer, division 
60 of the frequency f by the count of R provided by the 
counter 22 will provide a train of output signals having 
the frequency @=MS, i.e., having M equally spaced signals 
or pulses per period of the reference signal S. Thus, the 
~ R counter-22 and  the output circuit 15-of the oscillator 
FIG. 9 is a timing diagram useful in explaining the 65 p4 are co,&d to a suitable dividing circuit 23 which 
operation of the R buffer stage of the circuit of FIG. 8; 
FIG. 10 is a timing diagram useful in explaining the summarizing, the operation of the system as shown in 
operation of the RB counter and comparator section. of 
the circuit of FIG. 8: and 
performs the division f / R .  
FIG. 1 is in accordance the following 
70 (1) Desired output frequency @=MS 
( 2 )  M=&/S 
FIG. 11  shows timing diagrams useful in expanding the 
mode of operation of the system of the invention. 
DESCRIPTION OF THE PREFERRED ( 3 j  f / M &  
(4) m=RS (f adjusted so that R is an integer) 
( 5 )  f/rn=M 
( 6 )  f/RS=$b/S=f/A=$ 
EMBODIMENTS 
Referring now to FIG. 1, an input circuit 12 is pro- 
vided adapted tQ be conrlected t8 the source of a train 75 
keferring now to FIG.2, the above-described specific 
application of the system and method of the invention 
in which it is desired to generate a precise predetermined 
number M of equally spaced clock pulses during each 
360 degree rotation of a satellite as sensed by a recurrent 
train of sun sensor signals S, the spin speed of the satellite 
and thus the frequency of the sun signals being subject to 
broad, long term variation, and it being desired that 
the frequency of the output clock pulses be highly stable, 
a voltage controlled crystal oscillator is employed for the 
oscillator 14. In the preferred embodiment, the pulses 
of the train of pulses provided by the oscillator 14 are 
repetitively counted from zero to M by a bistable counting 
chain 16 which thus provides one signal or pulse of the 
second train in its output circuit 2 in response to each 
M pulse of the first train of signals of frequency f pro- 
vided by the oscillator 14. It will be understood that 
when the second train of signals of frequency m pro- 
vided in the output circuit 20 of the M counter 16 has 
an integral harmonic relationship with the frequency 
of the reference signals S, is., when R is an integer, 
a reference signal will appear in exact coincidence with 
a zero account in the M counter 16. However, if the 
frequency of the first train of signal f is such that the 
frequency of the first train of signals f is such that the 
by the counter 16 does not have an exact harmonic re- 
lationship with the frequency of the reference signals 
S, i.e., so that R is not an integer, the contents of the 
M counter upon the occurrence of a reference signal will 
differ from zero in a plus or minus direction, thus 
indicating that the frequency f provided by the oscillator 
14 is either too high or too low. The error sensing and 
correction circuit 17 senses, in response to a reference 
signal, whether the contents of the M counter 16 differs 
from zero by a number of counts in excess of that which 
can be attributed to noise in the reference signal, and the 
direction of such difference, is., whether the difference 
has a plus sign thus indicating that the frequency is too 
high or a minus sign thus indicating that the frequency f 
is too low. If such an excess in the contents of the counter 
16 is sensed by the error sensing and correction circuit 
17 in response to a reference signal, a one increment 
correction to the frequency f is made by applying a 
pulse to the up/down counter 24, the net pulse count 
provided in the output circuits 25 of the up/down 
counter 24 being applied to a digital-to-analog converter 
26 which has its output circuit 27 coupled to the voltage 
controlled crystal oscillator 14 and which thus applies 
an appropriate control voltage thereto. 
As will be hereinafter more fully described, sensing 
of a deficiency in the f count in the M counter 16 upon 
the occurrence of a reference signal S results in the pro- 
vision of an “up” signal in output circuit 28 of the 
error sensing and correction circuit 17 which is coupled 
to the up/down counter 24, thus indicating that an in- 
crease in the frequency f is called for. Contrariwise, 
sensing of an excess in the f count in the M counter 
16 upon the occurrence of a reference signal S will 
result in the provision of a “down” signal in output 
circuit 25 of the error sensing and correction circuit 
17 which likewise is coupled to the upldown counter 
24, thus indicating that a decrease in the frequency f 
is called for. Sensing of a deviation in the f count of 
beyond the predetermined limits by the M 
upon the occurrence of a reference signal 
results in the provision of a “step” signal in output 
circuit 30 of the error sensing and correction circuit 17 
which is coupled to the up/down counter 24 and which 
is also coupled to the M counter 16 so that the “step” 
signal clears the M counter, i.e., resets the same to a 
zero count. Thus, if a deficiency in the f count is sensed, 
an “up” or frequency increase signal is applied to the 
up/down counter with one “step” pulse so that 
counts-up one step thereby mak- 
ing a one-increment increase in the frequency f .  If this 
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increase is insufficient to bring the deviation to zero, or 
within the predetermined limits, another “step” pulse will 
be provided in response to the next successive refer- 
ence signal which will cause the up/down counter to 
count-up one additional step and thus to  make a further 
one-increment upward correction in the frequency f. 
This process will then be repeated until such time as 
the deviation in the f count has been restored to zero 
or within the predetermined limits, as will be hereinafter 
described. If thereafter, an excess in the f count is de- 
tected, a “down” signal will be applied to the up/down 
counter together with one “step” pulse which will cause 
the up/down counter 24 to count-down one count from 
its previous count, thereby to apply a one-increment 
“down” correction to the frequency f .  
The signals of the second train of pulses of frequency 
rn appearing in the output circuit 20 of the M counter 
16 are applied to R counter 22 which continuously 
counts the signals of the second train. Input circuit 12 
is also coupled to the R counter 22 to clear the same, 
i.e., the R counter 22 is reset to a zero count in response 
to each reference signal. It will thus be seen that when 
the frequency m of the second train of signals provided 
in the output circuit 20 of the M counter 16 has been 
adjusted, by adjustment of the frequency f ,  as above- 
described, so that R is an integer, the count of the signals 
of the second train accumulated in the R counter 22 be- 
tween one reference signal and the next will be exactly 
the integer R. 
The output circuits 32 of the R counter 22, which is 
a bistable counting chain, are coupled to an R buffer 
register 33, which likewise is a bistable chain. Input 
circuit 12 is coupled to the R buffer storage chain 33 
and thus each reference signal transfers the R count 
previously accumulated in the R counter 22 to the R 
buffer register 33 for subsequent comparison with, Le., 
division by, the frequency f during the next period of 
the reference signals. 
In the illustrated embodiment, the division f / R  is 
performed by another bistable counting chain 34 coupled 
to the output circuit 15 of the oscillator 14 and thus 
counting the f signals, and a bit comparator circuit 
35 coupling the R buffer storage register 33 and the 
f counter 34. Thus, each time the f count accumulated 
in the f counter 34 equals the R count stored in the 
R storage register 33, the bit comparator circuit 35 will 
sense this equality and provide an output signal in out- 
put circuit 13, and also provide a signal in circuit 36 
coupling the bit comparator 35 to the f counter 34 to 
clear or reset the same. Thus, one output signal pulse 
will be provided in output circuit 13 in response to every 
R pulse in the first train of frequency f ,  thus providing 
the train of output signals of frequency C$ or M output 
pulses during each period of the reference signals S. 
It will now be seen that the frequency f provided by 
the voltage controlled crystal oscillator 14 will be in- 
creased by one increment if the M counter indicates a 
deficiency in the input f pulses during one period of the 
reference signals S, and similarly that the frequency f 
will be decreased by one increment if the M counter indi- 
cates an excess of input pulses f .  When a frequency cor- 
rection is made, the M counter is immediately cleared, 
is., reset to zero, the R count accumulated in the R 
counter 22 is transferred to the buffer 33, and the R 
counter 22 is cleared, Le., reset to a zero count. This one- 
increment correction procedure continues at each suc- 
cessive reference signal until the sensed M count in the 
M counter 16 is zero upon the occurrence of a reference 
signal, or lies within the range of noise-attributable error 
in the reference signal, as will be hereinafter more fully 
described. 
As soon as the corrections in the frequency f cease to 
be necessary during each period of the reference signal, 
the svstem automaticallv begins an integration or averas - -  
75 ing process by not clearing the M cointer 16. The M 
3,484,712 
counter 16 then acts as an algebraic adder which accumu- 
lates the signed sum of error in the frequency f and/or 
reference pulse jitter error sampled at the occurrence of 
each reference signal. When this accumulated error ex- 
ceeds, positively or negatively, the predetermined limits, 
a new correction in the frequency f is ma& as above- 
described. This procedure produces a digital integration 
of error with a time constant, or number of samples 
averaged, determined automatically by the existing error, 
Le., the larger the error, the more quickly corrections 
take place up to tone correction per period of the refer- 
ence signal, and the smaller the error, the longer the time 
in terms of number of periods of the reference signal 
which is required to determine the need for a change in 
the frequency f. 
Referring now briefly to FIG. 3 in which like elements 
are indicated by like reference numerals, when high speed 
operation of the system shown in FIG. 2 is involved, is., 
the output frequency C$ is a high frequency with the local 
oscillator frequency f being correspondingly higher, prob- 
lems with propagation time, gate delays, etc. are encoun- 
tered. These problems may be overcome by more complex 
counting circuits, however, they are eliminated in a simple 
manner by operating the f counter in a reverse counting 
mode and sensing a zero or near-zero count, with the f 
counter then being preset t o  the count in the R buffer 
register 33. Thus, as shown in FIG. 3 and as will herein- 
after be more fully described, a reverse RB counter 37 
is provided coupled to the output circuit 15 of the oscil- 
lator 14 and to the R buffer register 33. The count loaded 
into the R buffer register 33 from the R counter 22 in 
response to each reference signal S is thus preset into the 
RB counter 37, which then counts-down the signals of fre- 
quency f from the oscillator 14 to zero and provides a 
signal of the output train of frequency @ in response 
to completion of each such count-down operation. 
Referring now to FIG. 4 in which a specific circuit 
for the M counter 16 and the error sensing and correction 
circuit 17 is shown, the M counter 16 comprises a chain 
of nl conventional bistable multivibrators for flip-flop 
circuits, only the last four being shown at 38, 39, 40 
and 41. It will be seen that the “top side” outputs of the 
flip-flops 38, 39 and 40, identified at  A, B and C, are 
respectively coupled to the trigger signal input circuit of 
the next higher-order flipflop 39, 40 and 41, respectively. 
The top side outputs A, B and C of the flip-flops 38, 
39 and 40 are also coupled to a conventional NAND 
gate 43, which functions as a low dead band gate, as will 
hereinafter be described. The “bottom side” outputs I, 
of the flip-flops 38, 39 and 40 are respectively 
coupled to another conventional NAND gate 44 which 
functions as a high dead band gate as will hereinafter 
be described. Output circuit 20 of the M counter 16 which 
is coupled to the R counter 22 is coupled to the bottom 
side output 
The top side D of the final flip-flop 41, along with the 
output circuit E of the NAND gate 43 and the reference 
signal input circuit 12 are coupled to another NAND 
gate 45 which functions as an “up” gate. The bottom 
side b of the final flip-flop 41, together with the output F 
of the NAND gate 44 and the reference signal input 
circuit 12 are coupled to NAND gate 46 which functions 
as a “down” gate. 
of the up NAND gate 45 is cou- 
pled‘to the “set” input circuit of flip-flop 47 while the 
output circuit of the down NAND gate 46 is coupled 
to the “reset” input circuit of the flip-flop 47. The top 
side output I of flip-flop 47 is coupled by inverter 48 to 
the “down” output circuit 29 while the bottom side output 
J is coupled by inverter 49 to the “up” output circuit 28. 
output of the “up” gate 45 and the E output 
of the “down” gate 46 are coupled to a NAND gate 50, 
which functions as an OR gate, having its output K 
_^B and 
of the final flip-flop 41. 
The output circuit 
- 
The 
put circuit 53 of the pulse etcher 52 is coupled to the 
“step” circuit 30 and to the “reset” circuits of the flip- 
flops comprising the M counter chain 16. 
Referring now additionally to FIG. 5, the top side 
outputs A, B, C and D of the four highest order flip-flops 
38, 39, 40 and 41 are shown. In the illustrated embodi- 
ment, it has been predetermined that an adequate “dead 
band,” Le., the period of time during which occurrence 
of a reference signal S will not provide a change in the 
frequency f, will be provided by the period of the output 
pulses provided by the fourth-from-last flip-flop 38. It 
will further be observed that the bottom side output fi 
of the final flip-flop 41, which is applied to the R counter 
is of the frequency M above-referred to. 
It will now be observed that the top 
and D of the final four flip-flops 38, 3 
tion from “one” to “zero” at a count 
further be seen that the top side outputs A, B and C 
of next-to-last three flip-flops 38, 39 and 40 also transi- 
20 tion from “one” to “zero” at a count of M / 2  at which 
point the top side output D of the final flip-flop 41 transi- 
tions from “zero” to “one” (with the bottom side output 
D transilioning from “one” to “zero”). With the top 
side outputs A, B and C of the next-to-last three flip-flops 
25 38,39 and 40 being applied to the low dead band NAND 
gate 43, negative-going pulses 54-1, 5 
ing a duration equal to a half-cycle of the output pulses 
A of the flip-flop 38 will appear in its output E immedi- 
ately prior to the M=zero and M / 2  counts, as shown 
30 in FIG. 5E. Likewise, with the bottom side outputs B, - 
and ?? of the next-to-last three flip-flops 38, 39 and 
being coupled to high dead b 
tive-going pulses 55-1, 55-2, 
duration equal to a half-cycle 
35 the fourth-from-last flip-flop 38 will appear in its output 
F immediately following the counts of M=zero and 
M / 2 .  as shown in FIG. 5P. 
It will now be observed that the output E of the low 
40 dead band NAND gate 43, together with the top side out- 
put D of the final flip-flop 41 and the positive-going refer- 
ence pulses S are applied to the “up” NAND gate 45. It 
will thus be seen that if a reference signal S appears as at 
S-1 during the occurrence of the negative-going pulse 
of the low dead band NAND gate 
43, the output B of the “down” NAND gate 45 will con- 
tinue at  the “one” level. However, if a reference signal 
S-2 appears prior to appearance of the negative-going 
pulse 54-2, a negative going pulst 56 will appear in the 
50 output a of the “up” NAND gate 45, thus indicating that 
the frequency f is too low and should be corrected in the 
“up” direction. It will b observed that neither of the 
reference signal pulses S or 5-2 will provide an output 
signal pulse in the output F of the high dead band NAND 
of the 
flip4ops 38, 39 and 40 are all in the “zero” state at that 
time. 
It will further be observed that appearance of a refer- 
ence signal pulse S-3 during the negative-going pulse 
go 55-3 in the output P of the high dead band NAND gate 
44 will result in no change in the “one” level of output E 
However, appearance of 
lowing termination of the 
result in generation of a 
negative-going pulse 57 in the output of the “down” 
NAND gate 46, thus indicating that the frequency f is 
too high and that it should be corrected in the “down” 
direction. It will further be seen that neither of the refer- 
70 ence signal pulses s-3 or S-4 will produce an output sig- 
nal in the output a of the “up” NAND 
top side output D of the final flip-flop 4 
state since during that period. Thus, it will be seen that 
appearance of a reference signal S during the “dead 
15 
- 
- 
45 54-2 in the output 
55 gate 44 sihce the bottom side outputs x, B and 
g5 negative-going pulse 5 
Goupld to a qonventional pulse seetching circuit 52, Out- 75 band” will not result in the generation of-an “up” or 
“down” correction signal, ver, that an appearance of the up/down counter 24 
the reference signal pulse prior to the “dead band” will comprises a bistable counting chain having na counters, 
result in generation of an “up” correction signal pulse only one of which is shown. Here, the “step” signal output 
56, while appearance of the reference signal pulse s f d -  Circuit 30 is COU d to the trigger signal input circuit of 
lowing the dead band will result in generation of a “down” the first flip-flop . The top side output circuit 62 of the 
correction signal pulse 57. flip-flop 60 along with the “down” output circuit 29 is 
It will now be seen that for each count of f of M=O, coupled to NAND gate 63, while the bottom side output 
a given integer R will result. Thus, for the count of M=O circuit 64 along with the “up” output circuit 28 is coupled 
indicated by the dashed line 58, a given count of R=X to another NAND gate 65. The output circuits 66 of the 
will be provided whereas at  the next lower M count of 0, NAND gates 63 and 65 dong with the “step” output cir- 
indicated by the dashed line 59, a count of R=X--l will cuit 30 are coupled to NAND gate 67 which has its out- 
be provided and at the next higher M count (off the page put circuit 68 coupled by inverter 69 to the trigger input 
to the right in FIG. 5) an R count of X+1 will be pro- circuit of the next flipdlop of the chain. The bottom side 
vided. It will thus be seen that if a reference signal pulse output circuit 64 Of the flip-flop 60, along with the bot- 
S appears during a cycle of m about M=O where R = X ,  15 tom side output circuits of the remaining flip-flops of 
as shown by the arrows 60, an “up” or “down” correction the chain, are coupled to the digital-to-analog converter 
signal pulse is provided to increase or decrease the fre- 26, which has its output circuit 27 coupled to the vohge  
quency f until R equals the integer X. However, if a control crystal oscillator 14. This counting chain config- 
reference signal S appears during the preceding cycle of uration is employed SO that the up/down counter 24 does 
m, as indicated by the arrow 62, “,p” or “down” correc- 20 not h se  count in the process Of Counting ‘‘Up’’ or “down.” 
tional signal pulses will be generated to increase or de- Thus, assuming that the frequency f is sensed to be too 
crease the frequency f until R equals the integer X-1. low, as above-described, a “one” signal will appear on the 
Likewise, if a reference signal pulse S appears during the “UP” line 28, and Will remain until the frequency f is in- 
next successive cycle of m, indicated by the arrow 63, creased to the point at  which the reference signal pulse S 
“up” or “down” correction signal pulses will be generated 25 appears within the “dead band” as above-described. Fur- 
to correct the frequency f until R equals the integer X +  1. ther, a ‘‘step’’ pulse 59 will appear in the “step” circuit s~ 
Recalling now that when a reference signal S appears in to each reference signal Pulse s SO long as 
prior to a respective dead band, for example the signal the frequency f is too low. The up/down counter chain 24 
S-2, the frequency f is too low and must be increased and Will thus, in the presence Of the “up” signal on line 28, 
contrariwise, if it appears after the respective dead band, 30 count these “SteP’’ Pulses 59 upwardly, applying corre- 
such as the reference signal S-4, the frequency f is too sponding Signals in its output circuits 25 to the digital-to- 
high and must be decreased, application of an “up” pulse analog converter 26 which thus applies one step at  a time 
56 appearing in the output g of the “up” NAND gate 45 inmmental voltage changes to the voltage controlled 
to the “set” circuit of the flip-flop 47 will cause its top side crystal oscillator 14 thereby to increase the frequency f 
output p to transition from as shown in 35 in one-step increments, i.e., one increment in response to 
dashed lines at 1-1 and 1-2, the inverter 48 providing an each cycle Of the reference signal S, until the frequency f 
has been corrected. At this point, the “step” pulses 59 will inverted signal T-1 and f-2, as shown in solid lines. terminate, however, the ‘cup,, signal on the ,,up,, line 28 This setting of flip-flop 47 will result in its bottom side will remain until such time as the frequency becomes 
dashed lines 3-1 and 3-2, the inverter 49 inverting that the ‘‘dead band,” &us generating a “down” signal pulse 57 
signal to provide a “zero” to “one” transition as shown and, in turn, a “down” on the “downW line 29. When 
in solid lines at J-1 and J-2. ‘kt is thus Seen that as a such an event occurs, the -step” pulses 59 will again be 
result of an “up” signal pulse 56, a “one” O r  frequency in- provided respectively in response to each reference pulse 
crease signal J-2 iS provided in the “UP” Output Circuit 28. s and the up/down counter chain 24 will, in the presence 
It will be readily understood that the flip-flop 47 remains 45 of the -down*y pulses 
“set” until “reset” and contrariwise remains “reset” until -down” from the previous count, caushng he digitd-to- 
“set.” Thus, if the flip-flop 47 was already in the ‘‘set’’ analog converter 26 to apply corresponding incremental 
condition at  the time of the occurrence of the “up” signal voltage changes, one step at a time, to the con- 
pulse 56, it will remain in this condition with the “one” 5o trolled crystal oscillator 14 until the frequency f is re- 
duced to bring the reference pulses S within the dead band. or increase signal J-2 remaining in output circuit 28. 
Assuming now that the flip-flop 47 had previously been The operation of the up/down counting chain 24 is 
“set” to provide a “one” or frequency increase signal J-2 identical to the operation of a stepping switch 
in the “up” output circuit 28, occurrence of a ‘‘down’’ which may be where only a relatively small 
signal pulse 57 in output E of the “down” NAND gate 55 number of voltage increments or steps are required for 
46 applied to the “reset” circuit of flip-flop 47 would reset control of the variable frequency crystal oscillator 14. 
the same thereby to cause the top side OutpUt 1 to transi- Such a mechanical stepping switch is shown at ~4~ in 
tion from “one” to “zero,” as shown in dashed lines at 1-2 FIG. 7. Here, a voltage divider 70 is coupled &tween the 
and 1-3 with the inverted output T appearing in the sides 72 and 73 of a suitable source of direct current 
“down” output circuit 29 transitioning from “zero” to 60 potential. Voltage divider 70 is provided with a plurality 
“one,” as shown at 7-2 and T-3, thereby providing a “one” of taps 74 which are respectively coupled to the station- 
or frequency decrease signal in the output circuit 29. At ary contacts 75 of the stepping switch 24a. The movable 
the same time, of course, the inverted output J in the contact O r  wiper arm 76 is coupled to the output circuit 
“up” output circuit 28 will transition from “one” to 27 which, in turn, is coupled to the voltage controlled 
“zero,” as shown at J-2 and J-3, thus removing the fre- 65 Crystal oscillator 14 to apply thereto the particular in- 
quency increase correction signal from the “up” output cremental voltage derived from the voltage divider 70 
circuit 28. depending upon the particular contact 75 which is en- 
Application of either the ‘‘up” signal pulse 56 or the gaged by the movable contact wiper arm 76. 
“down” signal pulse 57 to the OR gate 50 results in ap- Wiper arm 76 is actuated in the “down” or frequency 
pearance of a positive-going pulse 58-3. or 58-2 in its 70 decreasing direction by operating coil 77, and is moved 
output K, these pulses being respectively stretched by the in the ‘‘up’’ or frequency increasing direction by another 
pulse stretcher 52 as at 59-1 or 59-2 to provide a “step” operating coil 78. Relay operating coil 79 is coupled in 
pulse for application to the up/down counter 24 and a series with the “step” circuit 30 and is thus energized 
clearing or  resetting pulse to the flip-flops of the M to close its contacts 80 in response to each “step” pulse 
counter chain 86. 75 59. Contacts 80, when closed, respectively couple the 
Referring now to FIG 
to 
output 3 transitionkg from ‘‘One” to ‘‘zero” as shown in 40 too high, i.e., a reference signal pulse S appears following 
on line 29 count these 
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“down” and “up” operating coils 77 and 78 in series with counter chain 22 to reset the same. It will be observed 
the “down” and “up” lines 29 and 28. Thus, assuming that a negative-going pulse B is reinverted by the in- 
that the wiper arm 76 of the stepping switch 24a is in verter 99 so as to apply the positive-going reference 
the position shown in FIG. 7 and that a “down” signal signal pulse S to the flipflops of the R buffer register 
appears on the “down” line 29, each appearance of a chain 33 so as to load the same, provision of the pulse 
“step” pulse 59 on the “step” line 30 will result in ener- stretching circuit 95 and the NAND gate 97 insuring 
gization of relay coil 79, closing of its contacts 80, and that the clearing pulse 102 is applied to the flip-flops of 
energization of the operating coil 77 to advance the wiper the R counter chain 22 after the count previously ac- 
arm 76 one step in the direction shown by the arrow 82. cumulated therein has been transferred to the R buffer 
Assuming now that the “step” pulses 59 continue, one step 10 register chain 33. 
at a time respectively in response to successive reference The RB counter and comparator circuit 37 comprises a 
signals S, until1 the wiper arm 76 has reached the position bistable counting chain having n5 flip-flops, only four of 
shown in the dashed lines 76a in FIG. 7 and then termi- which are shown. Output circuit 15 of the local oscil- 
nate, a corresponding voltage derived from the respective lator 14 is coupled to two NAND gates 103 and 104. 
tap 74a on the voltage divider 70 will have been applied 15 The output circuit 104 of the NAND gate 103 is coupled 
to the voltage controlled crystal oscillator 14 to reduce by inverter 105 to the trigger circuit of the first flip-flop 
the frequency f to the requisite value so that the reference 106 of the RB counter and comparator counting chain 37. 
signal pulse S appears within the “dead band.” The bottom side output circuit of flip-flop 106 is coupled 
Now, assuming further that the frequency of the to the trigger circuit of the second flip-flop 107, the bot- 
reference signals S changes so that the reference signal 20 tom side output circuit 108, 110 and 112 of flip-flops 
pulse S now appears prior to the “dead band” thus in- 107, 109, 111 being respectively coupled to the trigger 
dicating that the frequency f is too low and should be circuits of the next higher order flip-flop, as is well 
increased, the signal on the “down” line 29 will be termi- known. The top and bottom output circuits of the flip- 
nated, an “up” signal will appear on the ‘‘up” line 28, flops 80, 92 et seq. of the R buffer register chain 33 are 
and one or more ‘‘step” pulses 59 will appear in the 25 respectively coupled to NAND gates 113 and 114, 115 
“step” circuit 30 thereby energizing relay coil 79, closing and 116 which respectively have their output circuits 
contacts 80 and energizing operating coil 78 so as to move coupled to the “set” and “reset” circuits of the flip-flops 
the wiper arm 76 in the direction shown by the arrow 106, 107 et seq. of the RB counter and comparator chain 
83, one step at a time, until the voltage from the voltage 37. Output circuit 15 of the local oscillator 1 
divider 70 applied to the voltage controlled crystal oscil- 30 with the bottom side output circuit 108 and 112 of flip- 
lator 14 has been increased sufficiently so as to increase flops 107 and 111 and the bottom side output circuits of 
the frequency f to restore the reference signal S to the all of the remaining higher order flip-flops of the RB 
dead band. counter 37 are coupled to disable NAND gate 117, which 
Referring now to FIG. 8, the R counter 22 comprises has its Output circuit 118 coupled to the “set” circuit of 
a bistable counting chain having n3 flip-flops, only two of 35 disable flip-flop 119. 
which are shown. The output circuit 20 from the M Output circuit 120 of NAND gate 104 coupled by 
counter 16 is coupled to the trigger input circuit of the inverter 121 to the trigger circuit of flip-flop 122 and 
first flip-flop $4, which has its top side output circuit 85 to NAND gate 123. The top side output circuit of flip-flop 
coupled to the triggering circuit of the second flip-flop 122 is coupled to the trigger circuit of flip-flop 123 and 
86, and so on, as is well known to those skilled in the art. 40 to the NAND gate 124. 
The R buffer storage register 33 comprises a bistable ise 
of 
the first flip-flop 84 of the R counter 22 are respectively flip-flops 119, 122 and 123 and to ground by a timing 
coupled to the corresponding input circuits of the first 45 Capacitor 126. The top side output circuit 127 of 
flip-flop 88 of the R buffer register chain 33, the top and disable flip-flop 119 is coupled to the NAND gate 1 
bottom output circuits 89 and 90 of the second flip-flop and the bottom side output circuit 128 is coupled 
86 of the R counter chain 22 are respectively coupfed to driver-hverters 129, 130 to the NAND gates 113, 114 
the corresponding circuits of the second flipflop circuit et seq. and NAND gates 115, 1x6 et seq. respectively, 
92 of the R buffer register chain 33, and so on. 
Input circuit 12 which receives the reference signal As previously stated, the RB counter 37 is arranged to 
pulses S is coupled to an inverter 93, which has its out- OOunt the signals f provided by the local oscillator 14 in 
put circuit 94 coupled to a conventional pulse stretching the reverse direction from the preset count appearing in 
circuit 95. The output circuit 96 of the pulse stretcher 95, the R buffer register chain 33, to zero. However, in the 
along with the output circuit 94 of the inverter 93 are 55 illustrated embodiment, the frequency of the local oscil- 
coupled to a NAND gate 97 which has its output circuit lator Pulses f is on the order of ten megacycles. At this 
98 coupled to the clear or “reset” circuits of the flip-flops high frequency, there is insufficient time to preset 
of the R counter chain 22. Output 94 of the inverter 93 RB counter 37. The circuit including the flip-flops 
is also coupled by inverter 99 to the triggering circuits of 122 and 123 is provided in order to disable and preset 
the flip-flops of the R buffer register chain 33 thereby 60 the RB counter 37 a predetermined number of input 
respectively to load those flip-flops with the respectively Pulses f in advance of a count of zero and to generate 
corresponding outputs of the flip-flops of the R counter an ouput pulse @ having the same duration. 
chain 22. Referring now to FIG. 10 in addition to the RB counter 
Referring briefly to FIG. 9 in conjunction with the por- portion of FIG. 8 above-described, the final seven pulses 
tion of FIG. 8 thus-far described, application of a posi- 65 f are shown together with the corresponding count of 
tive-going reference signal pulse S to the inverter 93 re- seven down to zero. The Corresponding top sid 
subs in the appearance of a negative-going pulse S in its (not employed) of the first four flip-flops 106, 
output circuit 94. Application of the negative-going pulse 111 are shown together with the bottom side outputs 
S to the pulse stretcher 95 results in the provision of a 7o a and E of flip-flops 107 and 111, shown in dashed lines. 
stretched pulse 100 in the output circuit 96. Application It will be readily understood that in this final counting- 
of the negative-going pulse and the stretched pulse 100 down operation of the f pulses, the top side and bottom 
to the NAND gate 97 results in the provision of a nega- side outputs of all of the flip-flops of higher order than 
tive-going pulse 1102 in its output circuit 98 which is ap- the flip-flop 111 will be identical to the respective outputs 
plied to the “reset” circuits of the flip-flops of the R 75 of the flip-flop 1111. 
The top side output circuit of flip-flop 12 
storage chain having n4 flip-flops, only two of which are 
shown. The top and bottom output circuits 85 and 87 of NAND gate 124 cowled to the “reset” of 
coupled to the NAND gate 124. Output ci 
50 Inverter 30 is also coupled to the output circuit 13. 
- 
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The output of the dis NAND gate 117 is nor- during that period. It will observed that under these 
mally in the “one” condition so that the top side output conditions, an R count of five when divided into the fifty 
G of the disable flip-flop 119 is normally in the “zero” local oscillator pulses f generated during one period Pi 
state. The output E of the NAND gate 104 is thus nor- of the reference signal S provides the requisite ten 
mally in the “one” state. However, application of the 5 output clock pulses $. 
bottom side and 0 signals to the NAND gate 178 along Referring now to FIG. 1 lB ,  in which it is assumed that 
with the fifth from last f pulse provides a negative-going M remains 10 and that the local oscillator frequency f 
pulse 132 in p of the disable NAND gate 117, the remains unchanged from that shown in FIG. 1 1 4  it 
trailing edge of which ‘rSetS” the disable flip-flop 119 to is further assumed that the frequency of the reference 
initiate a positive-going signal 133 in its top side output 10 signals S has suddenly increased to Provide a period 
G. The inverted bottom side output g as inverted (and pa. It is assumed however that the change in the fie- 
amplified) by the driver-inverter 130 becomes the output quency Of the reference ’ has been such that 
now exactly forty reference signal pulses f are gen- pulse M. 
Application of the positive-going signal 133 in the erated during the Period Pz, and thus that the frequency 
top side output circuit G of the disable flip-flop 119 to l5 m of the output pulses provided by the counter I6 
the NAND gate along with the fourth, third, second is still in exact harmonic relationship with the frequency 
and first positive-going f pulses provides negative-going of the reference signals f i-e., that the last M pulse gen- 
g3kl, 1362, 1343 and 1304 in its output z, erated during the period PZ again terminates coincident 
which are respectively inverted by the inverter 121 as S-2 
shown in dashed lines at The inverted pulses 134-i, 2, 2o Here, however, it will be observed that the R Counter 
3 and 4 are applied to NAND gate 124 and fip-flop 122 22 provides O ~ Y  four R pulses during the period PZ 
a two-stage ‘between the reference signals S-1 and S-2, this R 
counting chain. Thus, as will be seen, upon the occurrence count Of four being loaded into the buffer 33 by 
of the last f pulse and, in turn, the fourth inverted pulse 25 the s-2’ and then divided into the 40 f pulses generated during the second period 
between reference signal pulses s-2 and S-3, again 
to provide exactly ten equally spaced output clock pulses 
+ du&g the second period. Here, it will be observed 
that an R count of four when divided into the number 
which thus terminates the 30 of local oscillator pulses f generated during each period 
the Occurrence Of the reference 
together with flip-flop $23 
reference 
13&& positive-gojng signals 13 
135 and 136 are applied to the NAND gate 124 which 
(inverted as at 
thus generates negative-going pulse 137 in its Output p, 
this Pulse being applied to reset the disable flip-flop 119 
and the flip-flops 12& 
output pulse 133; it will be observed that the inverted again provides the requisite 
counter chain 37 to the count previously stored in the R frequency assumed to be *tially the Same as that pre- buffer register 33 during the final four pulses f during 35 vailing in FIGS. l l A  and By it is here assumed that the 
which the RB counter chain 37 is disabled. In this con- frequency of the reference signals has suddenly de- 
nection it will be observed that the negative-going Output creased slightly to provide the period p3. Here, it will 
signal provided at the bottom side output a of the flip- be observed that M counter 16 twill count out four g roup  
flop 119 is applied to the NAND gate 1°3 thus disabling 4o of ten f pulses plus another three by the time of the 
the same to inhibit application Of the last four f pulses to Occurrence of the second reference signal $2, and it will 
the RB counter chain 37, this pulse, as inverted at 133 be further observed that the frequency m of the output 
being applied to the NAND gates 113, 1149 115 and 116 pulses provided by the M counter 16 is no longer in 
to enable the same to permit resetting of the RB Counter exact harmonic relationship with the frequency of the 
37 to the count previously stored in the R buffer register reference signals s but rather than that last M pulse 
33 during the occurrence of the final four f pulses. 45 provided during the period P3 has terminated prior to 
Referring now to FIG. l l A y  there is &own a timing Occurrence of the second reference signal $2. It will 
diagram for the system and method Of the invention in thus be readily seen that the local oscillator frequency f 
which the reference signals f have a period of pi, and the is now too high by three pulses. It is further assumed local oscillator frequency f is in exact harmonic relation- that “dead ban$$ has a width of two f pulses, iae., one f 
ship with Pi and equals 50s. Here, it is desired that exactly 5o pulse on either side of an M count of 10 (or zero). It 
ten equally spaced clock pulses be generated during the will thus be seen that the second reference signal S-2 period of the reference signals piy i.e., M=10. Thus, the occurs outside of the “dead band.” that the f frequency M counter 16 repeatedly counts the pulses of the local is too high, and thus that a “down” signal together with 
oscillator frequency f from zero to ten and it will be ob- a pulse be provided the up/down counter 
served that under the conditions illustrated in FIG. 11A, 55 24, as above-described, thus to decrease the frequency f. 
exactly five of such M counts of ten occur during the I t  is here assumed that a one-step correction in the period Pi of reference signals s, i.e., the frequency f=5%. frequency f is all that is required and it will thus be 
It will further be observed that under these conditions, Seen that with this one-step reduction in the local oscil- 
the frequency m of the output Pulses Provided by the M lator frequency f ,  the M counter 16 now counts exactly 
counter 16 is in exact harmonic relationship with the fre- 60 four groups of ten f pulses during the second period 
quency of the reference signals s, i.e., the 1 s t  M Pulse between the reference signals S-2 and S-3. Thus, during 
generated during the period P1 terminates coincident W i t h  the second period, the frequency m of the output pulses 
occurrence of the second reference signat $2. Thus, under provided by the M counter is again in exact harmonic 
these conditions, no Correction in the frequency f Will relationship with the frequency s with the last M pulse take Place and the Oounter l6 continue 65 generated during the second period terminating coincident 
with the third reference signal S-3. with its count. 
It $will be observed that an R count of four was pro- It will further be seen that exactly five R pulses are 
counted by he R counter 22 during the first period Of the vided by the R counter 22 during the first period, this reference signals between reference signals S-1 and $2, count again being loaded into the R buffer 33 in response this R count of five being loaded into the R buffer 33 in 70 to the second reference signal S-2, and divided into 
to the second reference signal S-2- Then, dur- the f pulses of corrected frequency generated during 
ing the second period between the reference signals S-2 the second period again to provide the requisite ten out- 
and s-3, the R count of five is divided into the f pulses put clock pulses during the second period. 
generated during the second period resulting in the gen- Referring now to FIG. 11D, it is again assumed that 
eration of exactly ten equally spaced output Pulses @ 75 M equals ten and that the local oscillator frequency f 
of the reference signals pulse 133 to the NAND gates ten output clock pulses. Referring now to Fl[G. 11C, and 116 permits resetting Of the flip-flops of the RB with M again assumed to be ten and the iwai oscillator 
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is initially the same as that which prevailed after the the frequency of the reference signals since it is only 
correction thereto in FIG. 11C. Here, however, it is as- necessary to correct the local oscillator frequency SUB- 
sumed that the frequency of the reference signals S has ciently to bring the trailing edge of the last M pulse gen- 
again suddenly increased to provide a period P4. Here, erated during any period of the reference signal into co- 
it will be observed that the M counter 16 now counts incidence with a reference signal pulse (or within the 
three groups of ten f pulses plus nine (or four groups “dead band”). More particularly, it will be observed that 
minus one, Le., the fourth group is minus one f pulse) the change in the local oscillator frequency f is only that 
upon the occurrence of the second reference signal pulse required to restore AR to zero (or within the “dead 
S-2. It will now be observed that the frequency m of the band”) and thus that the maximum change in the 
output pulses provided by the M counter 16 is not in frequency f required is plus or a minus W R or a maxi- 
exact harmonic relationship with the frequency of the mum range of local oscillator frequency variation of 1/R. 
reference signals S, the last M pulse terminating after However, inspection of FIG. 11A will indicate that the 
the occurrence of the reference signal S-2, thus indicating system and method of the invention will accommodate a 
that the local oscillator frequency f is too low. However, much greater and extremely broad range or variation in 
it will be observed that the second reference signal s-2 15 the frequency of the reference signals S .  More partic- 
occurs during the “dead band” and thus, no correction ularly, considering the frequency of the reference signal 
in the local oscillator frequency f is made at this point S shown in FIG. 11A (providing a period PI) ,  it will be 
since the bottom side output of the find fIip&p 41 of seen that philosophically (ignoring circuitry limitations) 
the M counter 16 (FIGS. 4 and 5 )  is applied to the R the frequency S can be increased by approximately 800% 
counter 22. It will be observed that an R count of four 20 SO long as a minimum R count of one is provided, and 
is again provided by the R counter 22 during the first that in the other direction, and again philosophically, the 
period between the reference signals S-1 and s-2. T& frequency S can be decreased almost to infinity provided a 
count is again loaded into the buffer 33 by the second finite R count is still provided. Thus, it will be seen that 
reference signal s-2 and divided into the local oscillator the system and method of the invention accommodates an 
pulses f generated during the second period. Recalling 25 extremely wide variation in the frequency of the reference 
now that the M counter 16 is cleared or reset only when signals iby automatic variation in the R count, which is 
a frequency correction is made, it will be observed that provided by a much smaller variation in the local oscil- 
the M counter is not reset upon the Occurrence of the lator frequency f of 1/R. It will thus be seen that with 
second reference signal S-2 and thus continues its repeti- R counts substantially higher than those indicated in 
tive count of groups of ten local oscillator signals f. 30 the assumed examples of FIG. 1 1 ,  Le., in the hundreds, a 
Thus, upon the appearance of the third reference signal three or four-to-one variation in the frequency of the 
S-3, it will be observed that the M counter 16 has counted reference signals can be accommodated with only a 
three groups of ten f signals pluse eight, i.e., with the minute change in the local oscillator frequency f thus per- 
fourth group being minus two signals. It will now be mitting employment of a highly stable voltage controlled 
observed that the third reference signal s-3 occurs prior 35 crystal oscillator. 
to the “dead band” thus providing an “up” signal and In the above-referred to satellite application for the 
a “step” pulse to the up/down counter 24 thereby to system and method of the invention, the selection of the 
increase the frequency f provided by the local oscillator integer M was based on the number of resolution elements 
14 by one step. required which was nominally 32,400 elements per rota- 
again be observed that the R count of four 40 tion. Thus, for greater ease of implementation, the binary 
provided by the R Counter 22 during the first period number of 32,768 was chosen for M. In this application, 
between the reference signals s-1 and s-2 was loaded the minimum satellite rotational speed was 60 r.p.m. and 
into the R buffer 33 in response the Second reference thus the minimum sun pulse frequency is 60 cycles per 
signal S-2 and then divided into the local oscillator pulses minute or one cycle per second. Thus, the maximum R 
f generated during the second period between the ref- 45 Count will occur at that minimum satellite speed. With 
erence signals S-2 and $3. However, during this period f = M m ,  and with the minimum S being 1 and with M 
which was prior to correction of the local oscillator fie- having been chosen to be 32,768, a maximum R count of 
quency f, o d y  39 pulses f were generated and thus only 329 was selected yielding a center osci~~ator frequency of 
nine output clock pulses were provided. 10.781 megacycles. In this application, the satellites’ ro- 
Considering now the third period between the refer- 5o tatiOna1 speed is subject to variation from 60 r.p.m. to 
ence signal pulses S-3 and s-4, it is again assumed bat approximately 1401 r.p.m. With these parameters, the R 
a one-step increase in the local osci1lator frequency f is count varied from 329 at 60 r.p.m. to 140 at 141 r.p.m., 
all that is required. Thus, during this period, exactly four Variation in the frequency f from the center frequency 
groups of ten pulses f are count& by the M counter Of 10.781 IIIegaCyCleS in order to maintain M=32,768 
the M counter 16 is again in exact harmonic relationship with A=329 and only approximately 2.038 megacycle 
with the frequency of the reference signals S,  and since at 141 r.p.m. with R= 140, this variation being within the 
forty local oscillator f are now generated during permissible range of frequency variation of a voltage con- 
the third period (as the result of the increase in the fie- trolled crystal OsCillatOr. In this specific application, the 
quency f), division of the R count of four provided dur- 60 M counter 16 is provided with fifteen binary stages, the 
ing the second period and load& into the R buffer 33 R counter 22, R buffer register 33 and the RB counter 37 
in response to the third reference simal s-3, into the were each provided with nine stages, and the up/down 
forty pulses f will provide the requisite ten output counter 24 was provided with twelve binary stages which, 
clock pulses @. in turn, provided a total 4096 voltage increments or steps, 
lator frequency f was insufficient, Le., so that the fourth frequency. 
While there have been descri’bed above the principles reference signal pulse S-4 still appeared prior to the “dead 
band,” the requisite number of successive one-step cor- of this invention in connection with specific apparatus, it 
rections would be made, one each period, until the fie- is to be clearly understood that this description is made 
quency f had been increased to the point where the next 70 Only by way Of and not as a limitation to the 
reference signal pulse S occurs during the “dead band.” It scope of the invention- 
will be observed, however, that only a small correction, in What is claimed is: 
either direction, in the local oscillator frequency f is re- 1. An adaptive system for generating a train of output 
quired in order to bring the frequency m of the output signals having a frequency @ which is a predetermined in- 
of the M counter into exact harmonic relationship with 26 tegraf pl&$le M of a train of reference signals having a 
It will 
16, the frequency m of the output pulses provided by 55 only approximately at 6o r.p.m* 
h the event that a one-step increase in the local os& 65 i.e.9 2048 steps respectively UP and down from the center 
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frequency S, said system comprising: means for generat- to either of said correction signals, said error signal re- 
ing a first train of signals baving a frequency f; first setting said counting means, said coupling means being 
means for dividing said frequency f by the integer M to coupled to said resetting means and including second 
provide a second train of signals having a frequency rn; means for counting said error signals in one direction in 
means for sensing the direction and magnitude of any response to said first correction signal and in the opposite 
deviation AR of said frequency rn from another integral direction in response to said second correction signal, 
multiple R of said frequency S; means responsive to said and means coupling said second counting means to said 
sensing means for varying said frequency f to reduce oscillator for varying the frequency thereof in response 
said deviation AR to zero; and second means for divid- to the count in said second counting means. 
ing said frequency f by the integer R thereby to provide 10 10. The system of claim 9 wherein said first-named and 
said frequency @. second counting means are bistable counting chains, said 
2. The system of claim 1 further comprising an input oscillator being a voltage controlled crystal oscillator, 
circuit means for receiving said reference signals, and and said last-named coupling means is a digital-to-analog 
wherein said generating means includes a variable converter. 
frequency oscillator, said input circuit means being 15 11. The system of claim 8 wherein said reference sig- 
coupled to said sensing means for actuating the Same in nals are pulses with S being the repetition frequency 
response to a said reference signal, said sensing means thereof and being subject to variation, said first-named 
being coupled to said oscillator for varying the frequency counting means being a first bistable counting chain 
thereof. coupled to said oscillator, said second dividing means in- 
3. The system of claim 1 wherein said second dividing 20 &ding a second bistable counting chain coupled to said 
means includes means for counting the number of signals first counting chain for continuously counting the sig- 
of said second train occurring during each period of said nals of said second train, means for resetting said second 
reference signals thereby providing a count of R, and counting chain to a zero count is responsive to each ref- 
means for dividing said frequency f by said R count. erence pulse whereby said second counting chain pro- 
4. The system of claim 1 wherein said first dividing 25 vides a count of R during each period of said reference 
means includes means for continuously counting the Sig- pulses, a buffer storage bistable register chain coupled 
nals of said first train and for providing a signal of said to said second counting chain, means coupling said input 
second train in response to each M signal of said first circuit means to said buffer register chain for transferring 
train. each said count R previously accumulated in said second 
5. The system of claim 4 wherein said sensing means 30 counting chain to said buffer register chain in response 
includes means for providing an error signal in response to each said reference pulse, and a third bistable count- 
to the sensing of a said deviation, said counting means ing chain coupled to said oscillator for continuously 
including means for resetting the Same to a zero Count in counting the signals of said first train, said buffer register 
response to each said error signal. chain being coupled to said third counting chain for pre- 
6. The system of claim 1 wherein s+d second. dividing 35 setting the same to the count toward zero in said buffer 
means inclules first means for counong the signals of register chain, said third counting chain being arranged 
said second train, means for resetting said first counting to count-down the signals of said first train from wid pre- 
means to a zero count in response to each said reference set count toward zero and to provide a said output signal 
signal whereby said counting means provides a count of in response to completion of said count-down. 
R during each period of said reference signals, buffer 40 82. The system of claim 11 further comprising means 
count storage means, means for transferring each said coupled to said third counting chain for generating a 
count R previously accumulated in said first counting said output signal in response to a count which is a 
m a n s  to said storage means in response to each said predetermined count short of a zero count and having a 
reference signal, second means for counting the Signals duration substantially equal to said predetermined short 
of.said first train, and means for fomqaring the count. in 45 count, and means for enabling said third counting chain 
said storage means wlth the count in said second counting to receive a new count from said buffer register chain in 
means and for providing a signal Of said Output train in response to each said output signal. 
response to each R signal of said first train. 13. A method of generating a train of output signals 
7. The system of claim 6 wherein said comparing having a frequency + which is a predetermined integral 
means includes means for presetting said second counting 50 multiple M of a train of reference signals having a fie- 
means to the count in said storage means, said second quency s comprising the steps of: generating a first 
counting means being arranged to count-down the signals train of signals having a frequency f ;  dividing said fre- 
of said first train from said preset count toward zero. quency f by the integer M to provide a second train of 
8. The system of claim 1 further comprising input signals having a frequency rn; sensing the direction and 
circuit means for receiving said reference signals, said 56 magnitude of any deviation AR of said frequency from 
first dividing means including means for repeatedly count- another integral multiple R of said frequency s; varying 
ing the signals of said first train from zero to M and for said frequency f to reduce said deviation to zero; and 
providing a signal of said second train in response to dividing said frequency f by the integer R thereby to 
each said count, said sensing means being coupled to said provide said frequency @. 
input circuit means and including means coupled to 60 14. The method of claim 13 wherein said first-named 
said ciunting means for detecting in response to a said dividing step comprises counting the signals of said first 
reference signal whether said count differs from zero in train and providing a signal of said second train in re- 
excess of a predetermined count and the direction of such sponse to each M signals of said first train, said second- 
difference and for providing a first correction signal when named dividing step comprising counting the number of 
said excess is in one direction and a second correction v,;, signals of said second train occurring during each period 
signal when said excess is in the other direction, said of said reference signals thereby providing a count of R, 
generating means including a variable frequency oscil- and dividing said frequency f by said count of R. 
lator, and further comprising means coupling said de- 15. The method of claim 14 wherein said second- 
tecting means to said oscillator for respectively increasing named dividing step further comprises storing the count 
and decreasing the frequency thereof in response to said 70 of R accumulated during each said period, said last- 
correction signals, said detecting means including means named dividing step comprising counting the signals of 
for resetting said counting means to a zero count in said first train, comparing the stored R count with the 
response to a said correction signal. count of the signals of said first train, and providing a 
9. The system of claim 8 wherein said resetting means signal of said output train in response to each count of 
includes means for providing an error signal in response 75 R signals of said first train. 
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16. The method of cai wherein said sensing step signals in one direction sponse to said first cor- 
is performed in response to the occurrence of a said rection signal and in the opposite direction in response to 
reference signal, and comprising the further step of ter- said second correction signal, said varying step further 
minating said counting of the signals of said first train and comprising varying said frequency one increment at  a 
resuming the counting thereof from zero in response to time in response to each said error signal. 
a said deviation. 19. The method of generating a predetermined integral 
117. The method of claim 4 wherein said first-named number M of equally spaced timing signals during the 
counting step comprises repeatedly counting the signals period between recurrent events comprising the steps of: 
of said first train from zero to M, and wherein said providing a reference signal in response to each said 
sensing step comprises determining whether the count of event; generating a train of first signals having a frequency 
the signals of said first train differs from zero in excess lo f; dividing said frequency f by said number M thereby to 
of a predetermined count and the direction of such differ- generate a train of second signals; sensing the direction 
ence at the occurrence of a said reference signal, said and magnitude of any deviation in the number of cycles 
varying step comprising decreasing said frequency f in of said second signals occurring during a said period 
response to a said difference in one direction and increas- 15 from an integral number R; adjusting said frequency f 
ing said frequency f in response to a said difference in to reduce said deviation to zero; counting the number of 
the other direction, and comprising the further step of cycles R of said second signals generated in a said pe- 
terminating said counting of the signals of said first riod; and dividing said frequency f by said number R. 
train and resuming counting thereof from zero in re- 
No references cited. sponse to a said difference. 
18. The method of claim 87 wherein said sensing step 
comprises the further steps of generating a first correction 
signal when said difference is in one direction and a 
second correction signal when said difference is in the 
other direction, generating an error signal in response to 25 331-1, 14 
a said difference in either direction, counting said error 
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